- Controlled Baseline
  - One Assembly Site
  - One Test Site
  - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- Can Be Used as Two 16 Bit Counters or a Single 32 Bit Counter
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 25 ns at 5 V (RCLK to Y)
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.7 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >4.4 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17

### 1000-V Charged-Device Model (C101) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly

**ESD Protection Exceeds JESD 22** 

200-V Machine Model (A115-A)

2000-V Human-Body Model (A114-A)

temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

		CKAG VIEW)	_
CLKA CLKB GAL GAU GBU GBU GBU RCOA RCOA CLKBEN	1 2 3 4 5 6 7 8 9	20 19 18 17 16 15 14 13 12	V <sub>CC</sub> Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
GND [	10	11	

### description/ordering information

The SN74LV8154 is a dual 16 bit binary counter with 3-state output registers, designed for 2-V to 5.5-V  $V_{CC}$  operation.

This 16 bit counter (A or B) feeds a 16 bit storage register and each storage register is further divided into an upper byte and lower byte. The GAL, GAU, GBL, and GBU inputs are used to select the byte that needs to be output at Y0–Y7. CLKA is the clock for A counter and CLKB is the clock for B counter. RCLK is the clock for the A and B storage registers. All three clock signals are positive-edge triggered.

A 32 bit counter can be realized by connecting CLKA and CLKB together and by connecting RCOA to CLKBEN.

To ensure the high-impedance state during power up or power down,  $\overline{GAL}$ ,  $\overline{GAU}$ ,  $\overline{GBL}$ , and  $\overline{GBU}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### **ORDERING INFORMATION<sup>†</sup>**

T <sub>A</sub>	PACKAGE <sup>‡</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–55°C to 125°C	TSSOP – PW	Tape and reel	SN74LV8154MPWREP	LV8154ME	

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

<sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN74LV8154-EP **DUAL 16 BIT BINARY COUNTER** WITH 3-STATE OUTPUT REGISTERS


SCLS704A - JULY 2006 - REVISED SEPTEMBER 2007

#### **FUNCTION TABLE** (each buffer)

	INP	OUTPUT		
GAL	GAU	GBL	GBU	Yn
L	Н	Н	Н	Lower byte in A register
н	L	Н	Н	Upper byte in A register
Н	Н	L	Н	Lower byte in B register
Н	Н	Н	L	Upper byte in B register
н	Н	Н	Н	Z


Combinations of GAL, GAU, GBL, and GBU, other than those shown above, are prohibited. If more than one input is L at the same time, the output data (Y0-Y7) may . be invalid.

### timing diagram





block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high-impedance	
or power-off state, $V_{\Omega}$ (see Note 1)	–0.5 V to 7 V
Output voltage range, VO (see Note 1 and Note 2)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 V)	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 V)	–50 mA
Continuous output current, $I_O (V_O = 0 V \text{ to } V_{CC})$	
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3):	83°C/W
Storage temperature range, T <sub>stg</sub>	$\dots -65^{\circ}C$ to $150^{\circ}C$

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



### recommended operating conditions (see Note 4)

			Vcc	MIN	MAX	UNIT
VCC	Supply voltage			2	5.5	V
			2 V	1.5		
VIH	High-level input voltage		3 V to 3.6 V	$V_{CC} \times 0.7$		V
			4.5 V to 5.5 V	$V_{CC} \times 0.7$		
			2 V		0.5	
VIL	Low-level input voltage		3 V to 3.6 V		$V_{CC} \times 0.3$	V
			4.5 V to 5.5 V		$V_{CC} \times 0.3$	
VI	Input voltage			0	5.5	V
VO Output voltage	High or low state		0	VCC		
	3-state		0	5.5	V	
			2 V		-50	μA
		Yn outputs	3 V to 3.6 V		-6	
			4.5 V to 5.5 V		-12	mA
юн	High-level output current		2 V		-50	μA
		RCOA	3 V to 3.6 V		-6	
			4.5 V to 5.5 V		-12	mA
			2 V		50	μA
		Yn outputs	3 V to 3.6 V		6	
			4.5 V to 5.5 V		12	mA
IOL	Low-level output current		2 V		50	μA
		RCOA	3 V to 3.6 V		6	
			4.5 V to 5.5 V		12	mA
/ .			3 V to 3.6 V		100	
$\Delta t / \Delta v$	Input transition rise or fall rate		4.5 V to 5.5 V		20	ns/V
TA	Operating free-air temperature			-55	125	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAM	METER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = -50 μA	2 V	1.9			
Vou	Yn	I <sub>OH</sub> = -6 mA	3 V	2.48			
		I <sub>OH</sub> = -12 mA	4.5 V	3.8			V
VOH		I <sub>OH</sub> = -50 μA	2 V	1.9			V
	RCOA	I <sub>OH</sub> = -6 mA	3 V	2.48			
		I <sub>OH</sub> = -12 mA	4.5 V	3.8			
		I <sub>OL</sub> = 50 μA	2 V			0.1	
	Yn	$I_{OL} = 6 \text{ mA}$	3 V			0.44	
		I <sub>OL</sub> = 12 mA	4.5 V			0.55	
VOL		I <sub>OL</sub> = 50 μA	2 V			0.1	V
	RCOA	$I_{OL} = 6 \text{ mA}$	3 V			0.44	
		I <sub>OL</sub> = 12 mA	4.5 V			0.55	
lj –		$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±1	μΑ
I <sub>OZ</sub>		$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±5	μA
ICC		$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			20	μA
l <sub>off</sub>		$V_{I} \text{ or } V_{O} = 0 \text{ V to } 5.5 \text{ V}$	0 V			5	μA
Ci		$V_{I} = V_{CC}$ or GND	5 V		3		pF
Co		$V_{O} = V_{CC}$ or GND	5 V		5		pF

# timing requirements over recommended operating free-air temperature range, V\_{CC} = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

		MIN	MAX	UNIT
Dulas duration	CLKA, CLKB, and RCLK high or low			
Pulse duration	CCLR low	22		ns
	CLKBEN low before CLKB <sup>↑</sup>	13		
	CCLR high (inactive) before CLKA <sup>↑</sup> or CLKB <sup>↑</sup>			
Setup time	CLKA↑ or CLKB↑ before RCLK↑	13		ns
	RCLK↑ before GAL, GAU, GBL, or GBU low	13		
	GAL, GAU, GBL, or GBU high (inactive) before RCLK↑	13		
11.11.2	CLKBEN low after CLKB↑	0		
t <sub>h</sub> Hold time	CLKA or CLKB after RCLK	0		ns
Z-period	GAL, GAU, GBL, and GBU all high before one of them switches low	200		ns
	Hold time	Pulse duration    CCLR low      CCLR low    CLKBEN low before CLKB^      Setup time    CLKA^ cr CLKB^ before CLKA^ cr CLKB^      CLKA^ cr CLKB^ before RCLK^    RCLK^ before GAL, GAU, GBL, or GBU low      GAL, GAU, GBL, or GBU high (inactive) before RCLK^    CLKBEN low after CLKB^      Hold time    CLKA or CLKB after RCLK	Pulse duration    CLKA, CLKB, and RCLK high or low    10      CCLR low    22      CLKBEN low before CLKB^1    13      CCLR high (inactive) before CLKA^1 or CLKB^1    13      CLKA^1 or CLKB^1 before RCLK^1    13      RCLK^1 before GAL, GAU, GBL, or GBU low    13      GAL, GAU, GBL, or GBU high (inactive) before RCLK^1    13      Hold time    CLKBEN low after CLKB^1    0	CLKA, CLKB, and RCLK high or low      10        CCLR low      22        CLKBEN low before CLKB↑      13        CCLR high (inactive) before CLKA↑ or CLKB↑      13        CLKA↑ or CLKB↑ before RCLK↑      13        CLKA↑ or CLKB↑ before RCLK↑      13        RCLK↑ before GAL, GAU, GBL, or GBU low      13        GAL, GAU, GBL, or GBU high (inactive) before RCLK↑      13        Hold time      CLKBEN low after CLKB↑      0

† t<sub>z</sub> condition: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 1 kΩ



### SN74LV8154-EP **DUAL 16 BIT BINARY COUNTER** WITH 3-STATE OUTPUT REGISTERS

SCLS704A - JULY 2006 - REVISED SEPTEMBER 2007

### timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
		CLKA, CLKB, and RCLK high or low			
tw	Pulse duration	CCLR low	20		ns
		CLKBEN low before CLKB↑	10		
		CCLR high (inactive) before CLKA↑ or CLKB↑	10		
t <sub>su</sub>	t <sub>su</sub> Setup time	CLKA <sup>↑</sup> or CLKB <sup>↑</sup> before RCLK <sup>↑</sup>	10		ns
		RCLK <sup>↑</sup> before GAL, GAU, GBL, or GBU low	10		
		GAL, GAU, GBL, or GBU high (inactive) before RCLK	10		
4.	Hold time	CLKBEN low after CLKB↑	0		~~
t <sub>h</sub> Hold time	CLKA or CLKB after RCLK	0		ns	
tz†	Z period	$\overline{GAL}$ , $\overline{GAU}$ , $\overline{GBL}$ , and $\overline{GBU}$ all high before one of them switches low	200		ns

<sup>†</sup>  $t_z$  condition:  $C_L$  = 50 pF,  $R_L$  = 1  $k\Omega$ 

### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T <sub>A</sub> = 25°C		MAY	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	TYP	MIN	MAX	UNIT
fMAX			C <sub>L</sub> = 50 pF		25		MHz
÷ .	RCLK	Y		25	1	42	
<sup>t</sup> pd	CLKA	RCOA		28	1	46	ns
<sup>t</sup> PLH	CCLR	RCOA	C <sub>L</sub> = 50 pF	20	1	35	ns
ten	GAL, GAU, GBL, GBU	Y		30	1	50	ns
<sup>t</sup> dis	GAL, GAU, GBL, GBU	Y		14	1	24	ns

switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T <sub>A</sub> = 25°C			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	TYP	MIN	MAX	UNIT
fMAX			C <sub>L</sub> = 50 pF		25		MHz
÷ .	RCLK	Y		16	1	27	
<sup>t</sup> pd	CLKA	RCOA		17	1	28	ns
<sup>t</sup> PLH	CCLR	RCOA	CL = 50 pF	13	1	21	ns
ten	GAL, GAU, GBL, GBU	Y		18	1	30	ns
<sup>t</sup> dis	GAL, GAU, GBL, GBU	Y		9	1	16	ns



# noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF

	DADAMETED		UNIT
	PARAMETER		
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>	0.7	V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>	-0.75	V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>	4.4	V


# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	$C_L = No load, CCLK = 10 MHz, RCLK = 1 MHz$	56	pF



### SN74LV8154-EP **DUAL 16 BIT BINARY COUNTER** WITH 3-STATE OUTPUT REGISTERS

SCLS704A - JULY 2006 - REVISED SEPTEMBER 2007



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics:  $PRR \le 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_f \le 3$  ns,  $t_f \le 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. tPHL and tPLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuits and Voltage Waveforms



### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins P	ackage Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV8154MPWREP	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06662-01XE	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV8154-EP :

• Catalog: SN74LV8154

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

TEXAS INSTRUMENTS www.ti.com


\*A

Pin1

Quadrant

Q1

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
SN74LV8154MPWREP	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0



# PACKAGE MATERIALS INFORMATION

19-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV8154MPWREP	TSSOP	PW	20	2000	333.2	345.9	28.6

### **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated